Skip to content

Projects

I have coordinated the following research projects:

 

  • Institutional research theme IUT19-1 “Dependable multi-core computing systems” by Estonian Research Agency (1.01.14−31.12.19)
  • SA Archimedes funded basic research project FUSETEST: functional self-test, self-diagnosis and failure analysis for integrated electronics systems (1.03.13-31.08.15)
  • Estonian Science Foundation grant ETF7068: Digital System Verification and Test Using High-Level Decision Diagrams  (01.01.07 – 31.12.10)
  • Estonian Science Foundation grant ETF9429: Self-Testing Dependable Mesochronous Network-on-Chips  (1.01.12 – 31.12.15)
  • Estonian Science Foundation grant ETF5637: High-Level Test Generation and Testability Analysis for Digital Circuits  (01.01.03 – 31.12.05)
  • Technology Development Centre ELIKO project 2.2 Embedded systems test, verification and debug (01.09.08 – 30.06.09)
  • Technology development center ELIKO project 1.4 Structure generation for digital systems (01.11.04 – 31.10.07)
  • Competence Centre for Electronics, info and communication technologies ELIKO (10.01.03 – 11.10.04)
  • Enterprise Estonia funded applied research. BIST Conception for Microprocessors and Design Tools – MIKROTEST (01.06.01 – 31.05.03)
  • Enterprise Estonia funded preliminary research – Development of high-level design error diagnosis method for integrated circuits – DIAGNOSIS (09.02.09 – 01.04.09)
  • Enterprise Estonia funded preliminary research – Development of test technologies for manufacturing faults in complex printed circuit boards. (26.05.09 – 24.09.09)

I have been the local lead for the following projects:

  • European Union’s FP7 Collaborative research Project BASTION – Board and SoC Test Instrumentation for Ageing and No Failure Found (1.01.14-31.12.16)
  • European Union’s Horizon 2020 Widening Teaming Action EE-IT (1.02.15-23.06.16)
  • European Union’s FP6 IST Specific Targeted Research Project (STREP) VERTIGO – Verification and Validation of Embedded System Design Workbench (01.06.06 – 31.12.08)
  • ICT COST Action IC1204: TRUDEVICE – Trustworthy Manufacturing and Utilization of Secure Devices (12.12.12 – 11.12.16)
  • ICT COST Action IC0901: Rich-Model Toolkit – An Infrastructure for Reliable Computer Systems (1.10.2009 – 30.09.2013)

… and I have participated in the following projects:

  • ICT COST Action IC1103: MEDIAN – manufacturable and dependable multicore architectures at nanoscale (1.12.11 – 30.11.15)
  • Centre for Integrated Electronic Systems and Biomedical Engineering (07.07.08 – 31.08.15)
  • FP7 REGPOT project: CREDES – Centre of research excellence in dependable embedded systems (01.03.09 – 29.02.12)
  • Co-financing of the EU Framework VI STREP project (06.04.06 – 31.12.06)
  • Targeted financing project: Design and Test of Digital Systems (01.01.03 – 31.12.07)
  • Estonian Science Foundation grant G4300: Design Error Diagnosis in Digital Circuits and Systems  (01.01.00 – 31.12.03)
  • Targeted financing project: Design of Reliable Embedded Systems (01.01.08 – 31.12.13)
  • Enterprise Estonia support: Embedded Systems and Components (SARS) (01.07.06 – 30.06.08)
  • Ministry of Education and Science base financing: Environment for diagnostic modelling of self-testing systems BF50 (01.05.07 – 31.12.07)
  • EU’s FP5 project IST-2001-37592 E-vikings 2: Establishment of the Virtual Centre of Excellence for IST RTD in Estonia (01.11.02 – 31.08.05)
  • EUROPRACTICE Action (01.01.95 – 31.12.04)
  • BMBF financed bilateral project with Fraunhofer: Functional built-in self test in digital systems, EST-000-01 (01.01.00 – 31.12.02)
  • EU’s project INCO-COPERNICUS 977133 – VILAB: Microelectronics Virtual Laboratory for cooperation in research and knowledge transfer (01.01.98 – 31.12.01)
  • Targeted financing: Research and development in the field of design and diagnostics of digital systems (01.01.98 – 31.12.02)
  • EU’s FP5 project IST – 2000 – 30193: REASON – Research and Training Action for System on Chip Design (01.12.01 – 30.11.04)
  • Estonian Science Foundation grant ETF7483: Self-Diagnosing Digital Systems  (01.01.08 – 31.12.11)
  • Estonian Science Foundation grant ETF5910: Self-Testing Digital Systems (01.01.04 – 31.12.07)
  • Rootsi-Eesti bilateraalne uurimisprojekt “Generic VHDL Descriptions for Synthesizing Embedded Test Processors”, 1996-1997
  • Estonian Science Foundation grant “Hierarchical Methods of Test Synthesis for Digital Systems”, G1850, 1996-1999
  • Estonian Science Foundation grant “Methods and Tools for Digital Test” G1433, 1993-1995
  • European Commission’s collaborative research project „COPERNICUS JEP 9624 – Functional Test Generation and Diagnosis (FUTEG)”, 1994-1997
  • European Commission’s collaborative research project „ESPRIT III BRA-6575 – Advanced test generation and testable design methodology for sequential circuits (ATSEC)”, 1994-1996
  • European Commission’s collaborative research project „INCO-COPERNICUS JEP 9601/70 Promotion of System Design Training and Information Centers in CCE/NIS (SYTIC)”, 1996-98
  • European Commission’s collaborative research project „PECO JEP 7668 – East European Microelectronics Cooperation Network of Support and Competence Centres (EEMCN)”, 1994-1997
Leave a Comment

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s

%d bloggers like this: